



## Look Ma, No Clocks!

- Techniques to Improve Model Performance
  - by
- David C Black of XtremeEDA Corporation
  - ESL Practice Leader


# Agenda

---

- Motivation
- Solutions
- Example 1 - Timers without Clocks
- Example 2 - Synchronous Wait
- Some results
- The No\_Clock Channel
- Concluding Remarks

# Difficulty obtaining fast simulations

- Hardware designers turned modelers
- Asked to create model for software
  - supposed to be fast & loosely timed
- Timing centric thought process
  - Use clocks for interfaces
  - Use clocks for timing
  - Use clocks for FSM
  - always @(posedge clock)!
- Clocks slow down simulation
  - Every edge invokes a context switch
  - Many unused events



Synchronous design,  
multiple clock issues,  
timing nightmares,  
FSM's

# Solution

---

- Train model designers to think more about modeling
  - Simulation focus rather than implementation
  - Reduce context switching
  - Details as required by specification
  - Alternate representations
- Focus of this talk
  - Avoiding clocks → reduces context switches
  - Think different

# Example 1 - 32 bit Timer Module

- Hardware centric
  - Software sets counter 50,000
  - Hardware counts down
    - decrement @posedge clock
  - Software reads count
  - Set interrupt when zero
  - **100,000 context switches** ☹️


- Modeling centric

$$t_{\text{end}} = t_{\text{now}} + \text{count} \times t_{\text{period}}$$


schedule event @  $t_{\text{end}}$

Return  $(t_{\text{end}} - t_{\text{now}}) / t_{\text{period}}$  when read

**1 event = context switch!** 😊





# Timer System Block Diagram




# Example 1 - Timer Code

```
void timer_module::b_transport
( tlm_generic_payload& payload
, sc_time& tLOCAL) {
...
// Write to counter register
if (payload.is_write() and addr == counter) {
    memcpy(&val,trans.get_data_ptr(),4);
    tENDTIME = sc_time_stamp() + tLOCAL + ( val * tPERIOD );
    timeout_event.notify(tENDTIME - sc_time_stamp());
...
// Read from counter register
if (payload.is_read()
    and addr == counter) {
    data = (tENDTIME - sc_time_stamp() - tLOCAL) / tPERIOD;
    memcpy(trans.get_data_ptr(),&data,4);
...
}
```




# Example 2 - Synchronous Handshake

- Hardware centric
  - REQ.write(true)
  - Model processes 50 cycles
  - while (!ACK.read())  
    wait(CLK.posedge\_event())
  - **100** context switches



- Modeling centric
  - REQ.write(true)
  - wait(ACK.posedge\_event())
  - need?  $\Rightarrow$  wait(till\_next\_clock())
  - $t_{next} = t_{per} \times \mathbf{int}(t_{now}/t_{per} + 1) - t_{now}$
  - Only **2** context switches!



# Synchronous wait code

```
sc_clock till_next_clock(sc_time tPERIOD)
{
    return tPERIOD*int(sc_time_stamp()/tPERIOD)+1)-sc_time_stamp();
}

template< typename SIGNAL_TYPE >
void sync_wait( sc_signal<T>& signal, SIGNAL_TYPE value)
{
    while ( signal.read() != value) {
        wait( signal.value_changed_event() );
        wait(till_next_clock());
    }
}
...
request.write(true);
sync_wait(acknowledge, true);
```


# Results

- Synchronous handshake
  - 10,000,000 handshakes
  - Random response time 10-500 clocks between edges
  - Traditional sc\_clock approach 1487 sec
  - Proposed no\_clock approach 22 sec
  - Dependent on ratio of unused/used clocks
    - At least 2x (negedge vs posedge) effect
    - Many times much more
- Timer
  - Dependent on the countdown
  - Huge improvement

YMMV

# Simplify with class - no\_clock

- Instead of sc\_clock
  - Same syntax, but...
- Not process driven
  - Only generates events when requested
- Extra methods
  - Simplify synchronizing with edges & reading
  - Supports temporal decoupling and global clocks



```
wait (clk.negedge_event());  
  
tLocal += clk.period(2);  
  
qk.wait (clk.until_posedge());  
  
wait (clk.posedge_event(6));
```

# no\_clock\_if.h API sampler

```
const sc_core::sc_time(1.0,SC_NS) ns;
no_clock clk1("CLK1",/*period*/10*ns,/*duty*/0.5,/*offset*/0*ns
              ,/*1stpos*/true ,/*smp1*/1*ns,/*chg*/5*ns);
no_clock clk2("CLK2",/*period*/12*ns,/*duty*/0.3,/*offset*/1*ns
              ,/*1stpos*/false,/*smp1*/3*ns,/*chg*/6*ns);
...
// Calculate the delay till... (use for temporal offset)
sc_time  until_posedge ( unsigned int cycles = 0U ) const;
sc_time  until_negedge ( unsigned int cycles = 0U ) const;
sc_time  until_anyedge ( unsigned int cycles = 0U ) const;
...
// Wait only if really necessary (for use in SC_THREAD)
void wait_posedge ( unsigned int cycles = 0U );
void wait_negedge ( unsigned int cycles = 0U );
void wait_anyedge ( unsigned int cycles = 0U );
```

# Concluding Remarks

---

- Don't really need that clock (when modeling behavior)
  - Low-level detail - more code, slower simulation, not needed
  - Calculate the delay - use no\_clock
- Thinking differently
  - Large potential improvements
  - Change of mindset challenging
  - Not just a set of methods
- Aids to change
  - Experts advice/reviews
  - Training
  - Mentoring



Questions?

